Runtime Memory Management in Many-core Systems
نویسنده
چکیده
OF THE DISSERTATION Runtime Memory Management in Many-core Systems By Hossein Tajik Doctor of Philosophy in Computer Science University of California, Irvine, 2016 Professor Nikil Dutt, Chair With the number of cores on a chip continuing to increase, we are moving towards an era where many-core platforms will soon be ubiquitous. Efficient use of tens to hundreds of cores on a chip and their memory resources comes with unique challenges. Some of these major challenges include: 1) Data Coherency – the need for coherency protocol and its induced overhead poses a major obstacle for scalability of many-core platforms. 2) Memory requirement variation – concurrently running applications on a many-core platform have variable and different memory requirements, not only across different applications, but also within a single application; in this dynamic scenario, static analysis may not suffice to capture dynamic behaviors. 3) Scalability – inefficiency of a central management makes distributed management a necessity for many-core platforms. To address all these issues, this dissertation proposes a comprehensive approach to manage available memory resources in many-core platforms equipped with Software Programmable Memories (SPMs). The main contributions of this dissertation are: 1) We introduce SPMPool: a scalable platform for sharing Software Programmable Memories. The SPMPool approach exploits underutilized memory resources by dynamically sharing SPM resources between applications running on different cores and adapts to the overall memory requirements of multiple applications that are concurrently executing on the many-core platform.
منابع مشابه
Memory Management for Multi-Language Multi-Runtime Systems on Multi-Core Architectures
Memory Management for Multi-Language Multi-Runtime Systems on Multi-Core Architectures
متن کاملSPMPool: Runtime SPM Management for Embedded Many-Cores
Distributed scratchpad memories (SPM) in embedded many-core systems require careful selection of data placement such that good performance can be achieved. In this paper, we propose SPMPool to share the available on-chip scratchpads on many-cores among executing applications in order to reduce the overall memory access latency. By pooling SPM resources, we can assign underutilized memory resour...
متن کاملMessage Passing-Aware Power Management on Many-Core Systems
Dynamic frequency and voltage scaling (DVFS) techniques have been widely used for meeting energy constraints. Single-chip many-core systems bring new challenges owing to the large number of operating points and the shift to message passing from shared memory communication. DVFS, however, has been mostly studied on single-chip systems with one or few cores, without considering the impact of the ...
متن کاملAnalyzing and Accelerating Runtime Systems on Multicore Architecture
TIWARI, DEVESH. Analyzing and Accelerating Runtime Systems on Multicore Architecture. (Under the direction of Yan Solihin.) Technology scaling has made multicore architectures commercially prevalent. However, exploiting multicore parallelism for performance remains challenging for programmers, because of side-effects of parallel programming such as concurrency management, data-races, deadlocks ...
متن کاملAsynchronous Runtime for Task-Based Dataflow Programming Models
The importance of parallel programming is increasing year after year since the power wall popularized multi-core processors, and with them, shared memory parallel programming models. In particular, task-based programming models, like the standard OpenMP 4.0, have become more and more important. They allow describing a set of data dependences per task that the runtime uses to order the execution...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2016